

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/817,233	03/27/2001	Ryo Kubota	Q62494	8072
7590 10/21/2003			EXAMINER	
SUGHRUE, MION, ZINN, MACPEAK & SEAS			LEE, HSIEN MING	
2100 Pennsylvania Avenue, N.W.			ARTIBUT	DADED MIMBED
Washington, DC 20037			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 10/21/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Application N . Applicant(s)					
Office Action Summary  Og/817,233  KUBOTA ET AL.					
Examin r Art Unit					
Hsien-Ming Lee 2823					
The MAILING DATE of this communication app ars n th cov r sheet with th correspondenc address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).	nmunication.				
1) Responsive to communication(s) filed on 11 July 2003.					
2a)☐ This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. <b>Disposition of Claims</b>					
4)⊠ Claim(s) <u>1-7,9 and 12-21</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-7,9 and 12-21</u> is/are rejected.					
7) Claim(s) 1 is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) The specification is objected to by the Examiner.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) All b) Some * c) None of:					
1. Certified copies of the priority documents have been received.					
<ul> <li>2.  Certified copies of the priority documents have been received in Application No</li> <li>3.  Copies of the certified copies of the priority documents have been received in this National Stage</li> </ul>					
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) ☐ The translation of the foreign language provisional application has been received.  15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 5) Other:					

Application/Control Number: 09/817,233 Page 2

Art Unit: 2823

## **DETAILED ACTION**

#### Remarks

1. Claims 1-7, 9 and 12-21 are pending in the application.

2. IDS filed on December 4, 2002 and April 15, 2003 has been considered by the Examiner.

#### Claim Objections

3. Amended claim 1 is objected to because of the following informalities: editorial error, at line 17, "forming a capacitor dielectric film n said HSG." (Emphasis added)

#### Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-7, 9 and 12-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sung (US 5,858,831) in view of applicants' admitted prior art ("AAPA").

In re claims 1-3, 5-7 and 16-18, Sung teaches the claimed method of manufacturing a system-on-chip semiconductor device, including a CMOS logic circuit 50 and a DRAM 60 on a same semiconductor chip (col. 1, lines 64-67), comprising:

- providing a CMOS logic circuit portion 50 and a DRAM portion 60 pf a substrate 1;
- forming a first transistor on the substrate 1 at the CMOS logic circuit portion 50 (Fig. 10);
- forming a second transistor on a substrate 1 at the DRAM portion 60 (Fig. 10);

Art Unit: 2823

- forming an interlayer film 29 and 34 on the substrate 1 at the CMOS logic circuit portion 50 and on the substrate 1 at the DRAM portions 60, covering the first transistor and the second transistor (Fig. 18);
- forming a groove 36 in the interlayer film 29/34 by removing a portion of the interlayer film 29/34 at the DRAM portion 60 (Fig. 18);
- forming a first polysilicon film 37 on an upper surface of the interlayer film 34/29 at the CMOS logic circuit portion 50 and at the DRAM portions 60, and a second polysilicon film 37 on an inner wall of the groove 36 at the DRAM portion 60 (Fig. 18);
- forming a first HSG on a surface of the first polysilicon film and a second HSG on a surface of the second polysilicon film (col. 7, lines 52-54);
- removing the first HSG and the first polysilicon film (Fig. 18);
- forming a capacitor dielectric film 38 on the second HSG film after removing the first
   HSG and the first polysilicon film (Fig. 18); and
- forming an upper electrode 39 on the capacitor dielectric film 38 (Fig. 18).

Sung also teaches that forming the first and the second transistors include forming a first 7 (thickness: 40~60 Å) and a second gate insulating layer 8 (thickness: 50~70 Å) (Fig. 8; col. 4, lines 21-25); the second transistor comprises a peripheral circuit transistor and a switching transistor, wherein both transistor have similar structure, wherein the step of forming the interlayer film 34/29 comprises the steps of forming a first silicon oxide 29 and a second silicon oxide 34 film; the method further comprising the steps of forming an opening in the first interlayer 29 over a diffusion region 31 of the switching transistor (Fig. 15); forming a capacitor

Application/Control Number: 09/817,233

Art Unit: 2823

electrode 33 in the opening in the first interlayer film 29 (Fig. 17), wherein the capacitor electrode 33 is connected to the diffusion region 31 of the switching transistor (Fig. 17); the groove 36 is formed in the second interlayer film 34 (Fig. 17) and the second polysilicon 37 is connected to the capacitor electrode 33 (Fig. 18); forming a capacitor film 38 on the first HSG film (not shown); and forming an upper electrode 39 on the capacitor film 38 (Fig. 19);

Sung also inherently teaches a step of "removing said first HSG and said first polysilicon film" as recited in claim 1. The first HSG and the first polysilicon film 37 is formed on the surface of the interlayer film 34 outside the groove 36 (It is a *processing consequence* of the polysilicon layer 37 deposition and HSG formation, col. 7, lines 47-54.); and the second polysilicon film 37 is formed on the inner wall of the groove 36 at the DRAM portion 60. As illustrated in Fig. 18, said first HSG and said first polysilicon film have been *removed from the surface of the interlayer 34* and only the second polysilicon film 37 and the second HSG are left in the groove 36.

In re claims 4, 12, 13 and 19, Sung does not teach forming a BPSG over the first interlayer film 29 as the second interlayer film 34.

AAPA, however, teaches utilizing the BPSG as the second interlayer film 120 over the first interlayer film 116 (SiO2; Figs. 3C-3D) in the DRAM portion.

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time the invention was made, to replace the silicon oxide of Sung with the BPSG of AAPA used as the second interlayer, since by doing so it would provide a better planarization for the subsequent processing steps.

Application/Control Number: 09/817,233

Art Unit: 2823

In re claim 9, Sung does not expressly teach the capacitor dielectric film 38 comprising Ta2O5 but does suggest that the capacitor dielectric film 38 can be an insulator with a high dielectric constant (col. 7, lines 55-57).

AAPA, however, teaches utilizing a high-dielectric-constant material such as Ta2O5 for capacitor dielectric film in DRAM application (page 2, lines 12-13).

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time the invention was made, to utilize the high-dielectric-constant material such as Ta2O5, as suggested by AAPA, for capacitor dielectric film in the method of Sung, since by doing so it would improve the performance of the capacitor.

In re claims 14 and 15, the selection of the surface area ratio of the memory cell portion is obvious because it is a matter of determining optimum process condition by routine experimentation for best results for the DRAM performance in conjunction with the consideration the size of CMOS logic circuit portion. In re Jones, 162 USPQ 224 (CCPA 1955)(the selection of optimum ranges within prior art general conditions is obvious) and In re Boesch, 205 USPQ 215 (CCPA 1980)(discovery of optimum value of result effective variable in a known process is obvious). In fact, AAPA teaches that the ration of memory cells 1 to the area of the chip 2 can be 50~60% ( Fig. 6A; page 12, lines 14-16). In such situation, the applicants must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range. See M.P.E.P. 2144.05 III

In re claims 20-21, Sung in view of AAPA teaches that the first transistor comprises an ntype transistor having a gate electrode which is made of doped polysilicon and the second Application/Control Number: 09/817,233

Art Unit: 2823

transistor comprises a p-type transistor having a gate electrode which is made of doped polysilicon.

### Response to Arguments

6. Applicant's arguments filed 10/28/02 have been fully considered but they are not persuasive.

Applicant's arguments, is on the ground that the completed capacitor of Sung does not work because the upper and lower electrode are shorted to each other (second paragraph, page 7).

In response to the argument, Sung clearly indicate that the capacitor dielectric film 38 (i.e. an ONO film) is formed by firstly thermally growing a silicon oxide layer on the surface of the lower electrode layer 37 (i.e. polysilicon) followed by forming a silicon nitride and another oxide (col. 7, lines 55-67). In other words, the thermally grown silicon oxide electrically separates the lower electrode layer 37 and the upper electrode layer 39 although the thermally grown silicon oxide is not shown in the figure. With the presence of the thermally grown silicon oxide, it would not make the lower 37 and the upper 39 electrodes shorted. In fact, Sung teaches that the lower 37 and the upper electrode 39 and the dielectric film 38 constitute a capacitor. Therefore, there is no reason that the capacitor does not work. The applicant is not entitled to comment the validity of the patent that is issued by U.S. Patent Office.

In summary, the rejection as stated above is deemed proper.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-Ming Lee whose telephone number is 703-305-7341. The examiner can normally be reached on M-F (9:00  $\sim$  5:00).

Application/Control Number: 09/817,233 Page 7

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7382.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Hsien-Ming Lee
Examiner
Art Unit 2823

Oct. 16, 2003